|
Traces on printed circuit boards (PCBs) are often turned into
meandering lines to introduce an additional delay. This technical
report explores the electrical parasitics involved in that
practice by reporting measurements of traces fabricated on a test
board. Traces that meander have shorter propagation delays than
expected due to coupling between segments. Calculations of the
time delay reduction are presented and a model is proposed.
|
